"A design flow for multiplierless linear-phase FIR filters: from system ..."

Kai-Yuan Jheng, Shyh-Jye Jou, An-Yeu Wu (2004)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2016-05-20

- no documents available
- export record
  dblp key:
  - conf/iscas/JhengJW04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/JhengJW04
Kai-Yuan Jheng, Shyh-Jye Jou, An-Yeu Wu:
A design flow for multiplierless linear-phase FIR filters: from system specification to Verilog code. ISCAS (5) 2004: 293-296

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.