"On-chip lightweight implementation of reduced NIST randomness test suite."

Vikram B. Suresh, Daniele Antonioli, Wayne P. Burleson (2013)

> Home

Details and statistics

DOI: 10.1109/HST.2013.6581572

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/host/SureshAB13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/host/SureshAB13
Vikram B. Suresh, Daniele Antonioli, Wayne P. Burleson:
On-chip lightweight implementation of reduced NIST randomness test suite. HOST 2013: 93-98

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.