"FLATS: Filling Logic and Testing Spatially for FPGA Authentication and ..."

Adam Duncan et al. (2019)

Details and statistics

DOI: 10.1109/HST.2019.8741025

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics