"Optimizing streaming stencil time-step designs via FPGA floorplanning."

Marco Rabozzi et al. (2017)

Details and statistics

DOI: 10.23919/FPL.2017.8056764

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics