"Runtime-Programmable Pipelines for Model Checkers on FPGAs."

Mrunal Patel et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics