"FPMR: MapReduce framework on FPGA."

Yi Shan et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1723112.1723129

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ShanWYWXY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ShanWYWXY10
Yi Shan, Bo Wang, Jing Yan, Yu Wang, Ningyi Xu, Huazhong Yang:
FPMR: MapReduce framework on FPGA. FPGA 2010: 93-102

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.