"A 7-bit 300-MS/s subranging ADC with embedded threshold & gain-loss ..."

U. Fat Chio et al. (2011)

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044982

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

a service of  Schloss Dagstuhl - Leibniz Center for Informatics