"FPGA Prototyping Approach for the Validation of Efficient Iterative ..."

Christophe Jégo (2009)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2009-11-03

- no documents available
- export record
  dblp key:
  - conf/ersa/Jego09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ersa/Jego09
Christophe Jégo:
FPGA Prototyping Approach for the Validation of Efficient Iterative Decoders in Digital Communication Systems. ERSA 2009: 9-18

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.