"ESD protection circuit for 8.5Gbps I/Os in 90nm CMOS technology."

Hossein Sarbishaei, Manoj Sachdev (2009)

Details and statistics

DOI: 10.1109/CICC.2009.5280729

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics