"DELSIC: A Delay Simulator for Interconnect Circuits."

Rohit Sharma et al. (2009)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2015-12-05

- no documents available
- export record
  dblp key:
  - conf/cdes/SharmaCSKGL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cdes/SharmaCSKGL09
Rohit Sharma, Nitin, Vivek Kumar Sehgal, Amit Kumar, Preity Gupta, Ashish Nandan Lal:
DELSIC: A Delay Simulator for Interconnect Circuits. CDES 2009: 52-56

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.