"40-nm 2×VDD Digital Output Buffer Design With DDR4-Compliant Slew Rate."

Chua-Chin Wang, Zong-You Hou, Ssu-Wei Huang (2018)
a service of Schloss Dagstuhl - Leibniz Center for Informatics