"Speed and area analysis of memory based FFT processors in a FPGA."

Hen-Geul Yeh, Gerald Truong (2007)

> Home

Details and statistics

DOI: 10.1109/WTS.2007.4563313

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/wts/YehT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/wts/YehT07
Hen-Geul Yeh, Gerald Truong:
Speed and area analysis of memory based FFT processors in a FPGA. WTS 2007: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.