"A Modified Clock Scheme for a Low Power BIST Test Pattern Generator."

Patrick Girard et al. (2001)

Details and statistics

DOI: 10.1109/VTS.2001.923454

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics