"A scan cell architecture for inter-clock at-speed delay testing."

Kyoung Youn Cho, Rajagopalan Srinivasan (2011)

> Home

Details and statistics

DOI: 10.1109/VTS.2011.5783723

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vts/ChoS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/ChoS11
Kyoung Youn Cho, Rajagopalan Srinivasan:
A scan cell architecture for inter-clock at-speed delay testing. VTS 2011: 213-218

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.