"A 4.4 GS/s 220 MHz ΣΔ ADC with a Linearized Back-Gate Controlled ..."

Julius Edler et al. (2023)

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185281

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

a service of  Schloss Dagstuhl - Leibniz Center for Informatics