Stop the war!
Остановите войну!
for scientists:
default search action
"Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT ..."
Yang Yang, Niraj K. Jha (2013)
- Yang Yang, Niraj K. Jha:
Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT Variations. VLSI Design 2013: 350-355
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.