"Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT ..."

Yang Yang, Niraj K. Jha (2013)

Details and statistics

DOI: 10.1109/VLSID.2013.213

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics