"Instruction-Based Delay Fault Self-Testing of Processor Cores."

Virendra Singh et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1261051

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SinghIKF04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SinghIKF04
Virendra Singh, Michiko Inoue, Kewal K. Saluja, Hideo Fujiwara:
Instruction-Based Delay Fault Self-Testing of Processor Cores. VLSI Design 2004: 933-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.