Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 6 bit 800MHz TIADC Based on Successive Approximation in 65nm Standard ..."

Arunkumar Salimath et al. (2010)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2010.55

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SalimathDCM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SalimathDCM10
Arunkumar Salimath, Chandrajit Debnath, Kallol Chatterjee, Sushanta K. Mandal:
A 6 bit 800MHz TIADC Based on Successive Approximation in 65nm Standard CMOS Process. VLSI Design 2010: 312-317

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.