"Design optimization Using Symmetric/Asymmetric Spacer for 14 nm Multi-Fin ..."

Jyoti Patel et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSID2022.2022.00063

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/PatelBGDRBD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PatelBGDRBD22
Jyoti Patel, Shashank Banchhor, Surila Guglani, Avirup Dasgupta, Sourajeet Roy, Anand Bulusu, Sudeb Dasgupta:
Design optimization Using Symmetric/Asymmetric Spacer for 14 nm Multi-Fin Tri-gate Fin-FET for Mid-Band 5G Applications. VLSID 2022: 292-296

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.