Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"WCS - A CAD Solution for Worst Case Performance Analysis of Integrated ..."

S. Nagaraj et al. (1992)

> Home

Details and statistics

DOI: 10.1109/ICVD.1992.658066

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/NagarajPNRS92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/NagarajPNRS92
S. Nagaraj, N. Padmini, N. S. Nagaraj, R. Ramesh, V. Sachidanand:
WCS - A CAD Solution for Worst Case Performance Analysis of Integrated Circuits. VLSI Design 1992: 297-302

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.