"A Mismatch Resilient 16-Bit 20 MS/s Pipelined ADC."

Satyajit Mohapatra et al. (2019)

Details and statistics

DOI: 10.1109/VLSID.2019.00071

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-14