Stop the war!
Остановите войну!
for scientists:
default search action
"Exceptional ASIC: Through Automatic Timing Exception Generation (ATEG)."
Siva Embanath, Ramakrishnan Venkata (2006)
- Siva Embanath, Ramakrishnan Venkata:
Exceptional ASIC: Through Automatic Timing Exception Generation (ATEG). VLSI Design 2006: 503-506
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.