"A 4V-0.55V Input Fully Integrated Switched-Capacitor Converter Enabling ..."

Tim Thielemans, Filip Tavernier (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9162820

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ThielemansT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ThielemansT20
Tim Thielemans, Filip Tavernier:
A 4V-0.55V Input Fully Integrated Switched-Capacitor Converter Enabling Dynamic Voltage Domain Stacking and Achieving 80.1% Average Efficiency. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.