"A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number ..."

Yun-Shiang Shu (2012)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2012.6243772

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/Shu12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/Shu12
Yun-Shiang Shu:
A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators. VLSIC 2012: 26-27

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.