"A 40nm CMOS 12b 200MS/s Single-amplifier Dual-residue Pipelined-SAR ADC."

Min-Jae Seo et al. (2019)

Details and statistics

DOI: 10.23919/VLSIC.2019.8778005

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics