"A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle ..."

Hao Li et al. (2014)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2014.6858399

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LiCYBHZPC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LiCYBHZPC14
Hao Li, Shuai Chen, Liqiong Yang, Rui Bai, Weiwu Hu, Freeman Y. Zhong, Samuel Palermo, Patrick Yin Chiang:
A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOS. VLSIC 2014: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.