Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 14 µM × 26 µM 20-GB/S 3-MW CDR Circuit with High ..."

Long Kong, Yikun Chang, Behzad Razavi (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502278

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/KongCR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KongCR18
Long Kong, Yikun Chang, Behzad Razavi:
A 14 µM × 26 µM 20-GB/S 3-MW CDR Circuit with High Jitter Tolerance. VLSI Circuits 2018: 271-272

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.