"A 32 Gb/s 0.55 mW/Gbps PAM4 1-FIR 2-IIR tap DFE receiver in 65-nm CMOS."

Osama Elhadidy et al. (2015)

Details and statistics

DOI: 10.1109/VLSIC.2015.7231265

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics