"A 26-42 GHz Broadband, Back-off Efficient and Vswr Tolerant CMOS Power ..."

ChandraKanth R. Chappidi, Kaushik Sengupta (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778095

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ChappidiS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ChappidiS19
ChandraKanth R. Chappidi, Kaushik Sengupta:
A 26-42 GHz Broadband, Back-off Efficient and Vswr Tolerant CMOS Power Amplifier Architecture for 5G Applications. VLSI Circuits 2019: 22-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.