"Simulation of hybrid computer architectures: simulators, methodologies and ..."

Pranav Vaidya, Jaehwan John Lee (2007)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2007.4402490

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/VaidyaL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/VaidyaL07
Pranav Vaidya, Jaehwan John Lee:
Simulation of hybrid computer architectures: simulators, methodologies and recommendations. VLSI-SoC 2007: 157-162

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.