"Low-jitter, plain vanilla CMOS CDR with half-rate linear PD and half rate ..."

Solomon Michael Serunjogi et al. (2017)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2017.8203490

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/SerunjogiLRS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/SerunjogiLRS17
Solomon Michael Serunjogi, Kai-Wei Lin, Mahmoud Rasras, Mihai Sanduleanu:
Low-jitter, plain vanilla CMOS CDR with half-rate linear PD and half rate frequency detector. VLSI-SoC 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.