Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A minimum-latency block-serial architecture of a decoder for IEEE 802.11n ..."

Massimo Rovini et al. (2007)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2007.4402504

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/RoviniGRF07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RoviniGRF07
Massimo Rovini, Giuseppe Gentile, Francesco Rossi, Luca Fanucci:
A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes. VLSI-SoC 2007: 236-241

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.