"8T-SRAM Cell with Improved Read and Write Margins in 65 nm CMOS Technology."

Farshad Moradi et al. (2014)

Details and statistics

DOI: 10.1007/978-3-319-25279-7_6

access: open

type: Conference or Workshop Paper

metadata version: 2018-11-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics