Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A hardware in the loop design methodology for FPGA system and its ..."

Guixuan Liang et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2012.6212666

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/LiangHPR12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/LiangHPR12
Guixuan Liang, Danping He, Jorge Portilla, Teresa Riesgo:
A hardware in the loop design methodology for FPGA system and its application to complex functions. VLSI-DAT 2012: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.