"Time-domain analog-to-digital converters with domino delay lines."

Chang-Ming Lai, Yi-Chung Chen, Po-Chiun Huang (2013)

> Home

Details and statistics

DOI: 10.1109/VLDI-DAT.2013.6533841

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/LaiCH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/LaiCH13
Chang-Ming Lai, Yi-Chung Chen, Po-Chiun Huang:
Time-domain analog-to-digital converters with domino delay lines. VLSI-DAT 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.