"On logic depth per pipelining stage with power aware flop, wave and hybrid ..."

Priyankar Talukdar (2015)

Details and statistics

DOI: 10.1109/ISVDAT.2015.7208053

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics