"Low power, high speed error tolerant multiplier using approximate adders."

Karri Manikantta Reddy et al. (2015)

Details and statistics

DOI: 10.1109/ISVDAT.2015.7208150

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics