"Formalization of VHDL Synthesis Procedure in Higher-Order Logic."

X. Wang, Edward P. Stabler (1991)

Details and statistics

DOI:

access: unavailable

type: Conference or Workshop Paper

metadata version: 2002-01-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics