"A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2."

Jin-Cheol Seo et al. (2012)

Details and statistics

DOI: 10.1109/SOCC.2012.6398380

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics