"A highly reconfigurable computing array: DSP plane of a 3D heterogeneous SoC."

Vijay K. Jain et al. (2005)

Details and statistics

DOI: 10.1109/SOCC.2005.1554503

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics