"Test Generation and Site of Fault for Combinational Circuits Using Logic ..."

Jui-I Tsai, Ching-Cheng Teng, Ching-Hung Lee (2006)

Details and statistics

DOI: 10.1109/ICSMC.2006.384364

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

a service of  Schloss Dagstuhl - Leibniz Center for Informatics