"Reconfigurable cache memory architecture for integral image and integral ..."

Po-Hao Hsu, Shao-Yi Chien (2011)

> Home

Details and statistics

DOI: 10.1109/SIPS.2011.6088966

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/HsuC11a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/HsuC11a
Po-Hao Hsu, Shao-Yi Chien:
Reconfigurable cache memory architecture for integral image and integral histogram applications. SiPS 2011: 151-156

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.