"Power divider with tunable positive and negative group delays using ..."

Girdhari Chaudhary et al. (2016)

> Home

Details and statistics

DOI: 10.1109/RWS.2016.7444347

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rws/ChaudharyKJJ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rws/ChaudharyKJJ16
Girdhari Chaudhary, Phirun Kim, Junhyung Jeong, Yongchae Jeong:
Power divider with tunable positive and negative group delays using parasitic compensated PIN diode. RWS 2016: 4-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.