"A task-level superscalar microarchitecture for large scale chip ..."

Jianqing Xiao et al. (2014)

> Home

Details and statistics

DOI: 10.1109/RTCSA.2014.6910528

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rtcsa/XiaoLLZS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtcsa/XiaoLLZS14
Jianqing Xiao, Pengwei Lv, Mian Lou, Xunying Zhang, Xubang Shen:
A task-level superscalar microarchitecture for large scale chip multiprocessors. RTCSA 2014: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.