Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Case for Second-Level Software Cache Coherency on Many-Core Accelerators."

Arthur Vianès, Frédéric Pétrot, Frédéric Rousseau (2022)

> Home

Details and statistics

DOI: 10.1109/RSP57251.2022.10038999

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rsp/VianesPR22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/VianesPR22
Arthur Vianès, Frédéric Pétrot, Frédéric Rousseau:
A Case for Second-Level Software Cache Coherency on Many-Core Accelerators. RSP 2022: 29-35

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.