"Modeling, Design, Virtual and Physical Prototyping, Testing, and ..."

J. Robert Heath, Andrew Tan (2001)

> Home

Details and statistics

DOI: 10.1109/IWRSP.2001.933850

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rsp/HeathT01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/HeathT01
J. Robert Heath, Andrew Tan:
Modeling, Design, Virtual and Physical Prototyping, Testing, and Verification of a Multifunctional Processor Queue for a Single-Chip Multiprocessor Architecture. IEEE International Workshop on Rapid System Prototyping 2001: 128-135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.