"Accelerating low rank matrix completion on FPGA."

Shijie Zhou, Rajgopal Kannan, Viktor K. Prasanna (2017)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2017.8279771

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/ZhouKP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/ZhouKP17
Shijie Zhou, Rajgopal Kannan, Viktor K. Prasanna:
Accelerating low rank matrix completion on FPGA. ReConFig 2017: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.