"Power-efficient and highly scalable parallel graph sampling using FPGAs."

Muhammad Usman Tariq, Umer I. Cheema, Fahad Saeed (2017)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2017.8279806

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/TariqCS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/TariqCS17
Muhammad Usman Tariq, Umer I. Cheema, Fahad Saeed:
Power-efficient and highly scalable parallel graph sampling using FPGAs. ReConFig 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.