"Zero-latency datapath error correction framework for over-clocking DSP ..."

Rui Policarpo Duarte, Christos-Savvas Bouganis (2014)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2014.7032566

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/DuarteB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/DuarteB14
Rui Policarpo Duarte, Christos-Savvas Bouganis:
Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs. ReConFig 2014: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.