Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An FPGA-based Hardware Accelerator for Iris Segmentation."

Joe Avey, Phillip H. Jones, Joseph Zambreno (2018)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2018.8641726

access: closed

type: Conference or Workshop Paper

metadata version: 2019-02-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/AveyJZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/AveyJZ18
Joe Avey, Phillip H. Jones, Joseph Zambreno:
An FPGA-based Hardware Accelerator for Iris Segmentation. ReConFig 2018: 1-8

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.